aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/IntermediateRepresentation
AgeCommit message (Expand)Author
2023-04-27Move solution and projects to srcTSR Berry
2023-04-10ARMeilleure: Respect FZ/RM flags for all floating point operations (#4618)riperiperi
2023-03-20ARMeilleure: Add initial support for AVX512 (EVEX encoding) (cont) (#4147)Wunk
2023-01-10Implement JIT Arm64 backend (#4114)gdkchan
2022-12-27Use new ArgumentNullException and ObjectDisposedException throw-helper API (#...Berkan Diler
2022-12-21ARMeilleure: Hash _data pointer instead of value for Operand (#4156)riperiperi
2022-12-18Revert "ARMeilleure: Add initial support for AVX512(EVEX encoding) (#3663)" (...gdkchan
2022-12-18ARMeilleure: Add initial support for AVX512(EVEX encoding) (#3663)Wunk
2022-12-05Make structs readonly when applicable (#4002)Andrey Sukharev
2022-10-02ARMeilleure: Add `gfni` acceleration (#3669)Wunk
2022-08-25ARMeilleure: Hardware accelerate SHA256 (#3585)merry
2022-06-05Extend uses count from ushort to uint on Operand Data structure (#3374)gdkchan
2022-01-21Add host CPU memory barriers for DMB/DSB and ordered load/store (#3015)gdkchan
2021-09-29Optimize `HybridAllocator` (#2637)FICTURE7
2021-09-14Refactor `PtcInfo` (#2625)FICTURE7
2021-08-17Reduce JIT GC allocations (#2515)FICTURE7
2021-05-29Add multi-level function table (#2228)FICTURE7
2021-05-17Allow `LocalVariable` to be assigned more than once (#2288)FICTURE7
2021-04-18Add inlined on translation call counting (#2190)FICTURE7
2021-04-02Reduce allocation during SSA construction (#2162)FICTURE7
2021-02-22PPTC & Pool Enhancements. (#1968)LDj3SNuD
2021-01-20CPU (A64): Add Fmaxnmp & Fminnmp Scalar Inst.s, Fast & Slow Paths; with Tests...LDj3SNuD
2020-12-24Free up memory allocated by Pools during any PPTC translations at boot time. ...LDj3SNuD
2020-12-17Fix Vnmls_S fast path (F64: losing input d value). Fix Vnmla_S & Vnmls_S slow...LDj3SNuD
2020-12-07CPU: Implement VFNMA.F32 | F.64 (#1783)sharmander
2020-12-07Add support for guest Fz (Fpcr) mode through host Ftz and Daz (Mxcsr) modes (...LDj3SNuD
2020-12-03CPU: Implement VFNMS.F32/64 (#1758)sharmander
2020-11-18CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & F...LDj3SNuD
2020-09-19Implement block placement (#1549)FICTURE7
2020-09-12Relax block ordering constraints (#1535)FICTURE7
2020-08-05Improve branch operations (#1442)Ficture Seven
2020-07-30 Implement inline memory load/store exclusive and ordered (#1413)gdkchan
2020-07-13Add SSE4.2 Path for CRC32, add A32 variant, add tests for non-castagnoli vari...riperiperi
2020-07-13Fix Node Uses/Assignments (#1376)Ficture Seven
2020-07-09Fix PPTC on Windows 7. (#1369)LDj3SNuD
2020-06-16Add Profiled Persistent Translation Cache. (#769)LDj3SNuD
2020-06-05Faster crc32 implementation (#1294)merry
2020-05-13Remove CpuId IR instruction (#1227)gdkchan
2020-03-25Add Fast Paths for Crypto instructions (A32/A64) (#1026)riperiperi
2020-03-18CodeGen Optimisations (LSRA and Translator) (#978)riperiperi
2020-03-12Use a Jump Table for direct and indirect calls/jumps, removing transitions to...riperiperi
2020-03-10Optimize x64 loads and stores using complex addressing modes (#972)gdkchan
2020-03-05Implement Fast Paths for most A32 SIMD instructions (#952)jduncanator
2020-02-24Add most of the A32 instruction set to ARMeilleure (#897)riperiperi
2020-02-17Replace LinkedList by IntrusiveList to avoid allocations on JIT (#931)gdkchan
2019-12-29Implemented fast paths for: (#846)LDj3SNuD
2019-12-07Implemented fast paths for: (#841)LDj3SNuD
2019-11-09Fix Fcmge_S/V & Fcmgt_S/V Inst.s (#815)LDj3SNuD
2019-08-08Add a new JIT compiler for CPU code (#693)gdkchan
generated by cgit v1.2.3 (git 2.25.1) at 2025-12-29 06:48:10 +0000