aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/IntermediateRepresentation
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2020-05-13 02:30:21 -0300
committerGitHub <noreply@github.com>2020-05-13 15:30:21 +1000
commit96c7988671177eb565728d31a66a232b1e300c9f (patch)
tree5caae5c78ebffd6a354f5802019f1a3a30a2e500 /ARMeilleure/IntermediateRepresentation
parent1f8e45c2baac964a2c6b4dea1d7908d9c30a2a29 (diff)
Remove CpuId IR instruction (#1227)
Diffstat (limited to 'ARMeilleure/IntermediateRepresentation')
-rw-r--r--ARMeilleure/IntermediateRepresentation/Instruction.cs1
1 files changed, 0 insertions, 1 deletions
diff --git a/ARMeilleure/IntermediateRepresentation/Instruction.cs b/ARMeilleure/IntermediateRepresentation/Instruction.cs
index d1ce1aa3..dfd02c22 100644
--- a/ARMeilleure/IntermediateRepresentation/Instruction.cs
+++ b/ARMeilleure/IntermediateRepresentation/Instruction.cs
@@ -69,7 +69,6 @@ namespace ARMeilleure.IntermediateRepresentation
ZeroExtend8,
Clobber,
- CpuId,
Extended,
Fill,
LoadFromContext,