aboutsummaryrefslogtreecommitdiff
path: root/src/video_core/renderer_opengl
diff options
context:
space:
mode:
authorbunnei <bunneidev@gmail.com>2018-04-26 23:21:17 -0400
committerbunnei <bunneidev@gmail.com>2018-04-28 20:03:18 -0400
commita7b5ab4d9a275c6a16c5a7fdb2fd39827922eb61 (patch)
tree9400796903971ac3c113c87ad5502a3baaf9e40a /src/video_core/renderer_opengl
parent3d9126ba8775398b761ad6246ff4db5f2363149c (diff)
gl_shader_decompiler: Implement MOV32_IMM instruction.
Diffstat (limited to 'src/video_core/renderer_opengl')
-rw-r--r--src/video_core/renderer_opengl/gl_shader_decompiler.cpp5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/video_core/renderer_opengl/gl_shader_decompiler.cpp b/src/video_core/renderer_opengl/gl_shader_decompiler.cpp
index 8b235e252..647da4eb0 100644
--- a/src/video_core/renderer_opengl/gl_shader_decompiler.cpp
+++ b/src/video_core/renderer_opengl/gl_shader_decompiler.cpp
@@ -620,6 +620,11 @@ private:
}
switch (opcode->GetId()) {
+ case OpCode::Id::MOV32_IMM: {
+ // mov32i doesn't have abs or neg bits.
+ regs.SetRegisterToFloat(instr.gpr0, 0, GetImmediate32(instr), 1, 1);
+ break;
+ }
case OpCode::Id::FMUL_C:
case OpCode::Id::FMUL_R:
case OpCode::Id::FMUL_IMM: {