aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64
AgeCommit message (Expand)Author
2018-04-18Add ABS (scalar & vector), ADD (scalar), NEG (scalar) instructions. (#88)LDj3SNuD
2018-04-12Add TRN1 & TRN2 (vector) instructions. Add 4 simple tests (4S, 8B). (#77)LDj3SNuD
2018-04-11[CPU] Speed up translation a little bitgdkchan
2018-04-10[CPU] Fix CNT instructiongdkchan
2018-04-08Add FMUL (scalar, by element) instruction; add FRECPE, FRECPS (scalar & vecto...LDj3SNuD
2018-04-06[CPU] Fix CBZ/CBNZ with 32 bits operandsgdkchan
2018-04-06[CPU] Fail early when the index/size of the vector is invalidgdkchan
2018-04-06Fix FRSQRTS and FCM* (scalar) instructionsgdkchan
2018-04-06Add FMLS (vector) instructiongdkchan
2018-04-05Add FRSQRTS and FCM* instructionsgdkchan
2018-04-05Implement Frsqrte_S (#72)Merry
2018-04-04Add Faddp (vector) instructiongdkchan
2018-04-04HashSet is not thread safe, hopefully this fixes the CPU issue where it throw...gdkchan
2018-04-04Add PRFM (unscaled) instructiongdkchan
2018-04-04Add FNEG (vector) instructiongdkchan
2018-03-30Fix 32-bits extended register instructions with 64-bits extensionsgdkchan
2018-03-30Enable all ld/st (single structure) instructionsgdkchan
2018-03-30Fix EXT/Widening instruction carrying garbage values on some cases, fix ABD (...gdkchan
2018-03-30Add BIT instructiongdkchan
2018-03-30Add UABD instructiongdkchan
2018-03-30Add UABDL instructiongdkchan
2018-03-30Add UADDL instructiongdkchan
2018-03-30Add UHADD instructiongdkchan
2018-03-24Add FNMADD instructiongdkchan
2018-03-23Add Cls Instruction. (#67)LDj3SNuD
2018-03-23Add Frint Instructions and Tests (#62)MS-DOS1999
2018-03-20Rename IpcServices -> Servicesgdkchan
2018-03-16Add BFI instruction, even more audout fixesgdkchan
2018-03-15Add MLA (vector by element), fixes some cases of MUL (vector by element)?gdkchan
2018-03-15Improvements to audout (#58)gdkchan
2018-03-15Fix crc32 instruction with size greater than a bytegdkchan
2018-03-15Fix CPU instruction Ld/St (single structure) with index != 0gdkchan
2018-03-14CPU fix for the cases using a Mask with shift = 0gdkchan
2018-03-14Remove unused function from CPUgdkchan
2018-03-14Add CRC32 instruction and SLI (vector)gdkchan
2018-03-13Add pl:u stub, use higher precision on CNTPCT_EL0 register tick countgdkchan
2018-03-12IAudioDeviceService -> IAudioDevicegdkchan
2018-03-12Fix GetAudioRenderersProcessMasterVolume which was totally wronggdkchan
2018-03-12Allow more than one process, free resources on process dispose, implement Svc...gdkchan
2018-03-10Do not sign-extend timestampsgdkchan
2018-03-10Allow to enable/disable memory checks even on release mode through the flag, ...gdkchan
2018-03-10Fix EmitScalarUnaryOpF and add SSRA (vector)gdkchan
2018-03-09Add FRINTM (vector) instructiongdkchan
2018-03-09Add SHLL instructiongdkchan
2018-03-09Disable memory checks by default, even on debug, move ram memory allocation i...gdkchan
2018-03-06Add SMLAL (vector), fix EXT instructiongdkchan
2018-03-05Remove QueryMemory workaroundgdkchan
2018-03-05Add MUL (vector by element), fix FCVTN, make svcs use MakeError toogdkchan
2018-03-05Add FCVTL and FCVTN instruction (no Half support yet), stub SvcClearEventgdkchan
2018-03-04Try fixing NvFlinger rotation with scaling, return correct error code on Wait...gdkchan
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-19 04:24:08 +0000