aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64
AgeCommit message (Expand)Author
2019-10-31.NET Core 3.0 is here! (#784)LDj3SNuD
2019-08-08Add a new JIT compiler for CPU code (#693)gdkchan
2019-07-08Add Saddlv_V Inst. Improve Cnt_V, Dup_Gp & Ins_Gp Tests. Tuneup Cls_V & Clz_V...LDj3SNuD
2019-07-02Misc cleanup (#708)Alex Barney
2019-06-29Implement the remaining tests for Simd and Fp instructions of data processing...LDj3SNuD
2019-05-30Add FCVT <Hd>, <Sn> and FCVT <Sd>, <Hn> Inst.; add Tests. (#692)LDj3SNuD
2019-05-29Add Smaxv_V, Sminv_V, Umaxv_V, Uminv_V Inst.; add Tests. (#691)LDj3SNuD
2019-04-26Refactoring and optimization on CPU translation (#661)gdkchan
2019-04-26Built in profiling (#567)BaronKiko
2019-04-26Sse optimized the Scalar & Vector fp-to-fp conversion instructions (MNPZ & IX...LDj3SNuD
2019-04-20Sse optimized the 32-bit Vector & Scalar integer-to-fp conversion instruction...LDj3SNuD
2019-04-12Sse optimized the Vector & Scalar fp-to-integer conversion instructions (unsi...LDj3SNuD
2019-04-03Sse optimized all the fp to integer conversion instructions (signed) with Tes...LDj3SNuD
2019-03-25Add Cmeq_V, Cmge_V, Cmgt_V, Cmle_V & Cmlt_V (Z & ~Z) Sse opt.. (#646)LDj3SNuD
2019-03-23Add Tbl_V Sse opt. with Tests. (#651)LDj3SNuD
2019-03-13Add Rshrn_V & Shrn_V Sse opt.. Add Mla_V, Mls_V & Mul_V Sse opt.; add Tests. ...LDj3SNuD
2019-02-28Misc. CPU optimizations (#575)gdkchan
2019-02-26Optimize MOVI/MVNI instructions using intrinsics (#606)gdkchan
2019-02-26Optmize BFM instruction (#607)gdkchan
2019-02-26Remove all the calls to StaticCast methods (#605)gdkchan
2019-02-24Optimize address translation and write tracking on the MMU (#571)gdkchan
2019-02-23Implement fixed-point variant of the UCVTF and SCVTF instructions (#578)gdkchan
2019-02-19ARM exclusive monitor and multicore fixes (#589)gdkchan
2019-02-18Optimize CMN/ADDS to do a single comparision like CMP/SUBS (#576)gdkchan
2019-02-04Implement speculative translation on the CPU (#515)gdkchan
2019-01-29Implement some ARM32 memory instructions and CMP (#565)gdkchan
2019-01-29Add Smlal_Ve, Smlsl_Ve, Smull_Ve, Umlal_Ve, Umlsl_Ve, Umull_Ve Inst.; add Tes...LDj3SNuD
2019-01-24Add ARM32 support on the translator (#561)gdkchan
2018-12-26Fix Frecpe_S/V and Frsqrte_S/V (full FP emu.). Add Sse Opt. & SoftFloat Impl....LDj3SNuD
2018-12-17Add Frintz_S/V opcode and unit test, correction of some unit tests (#523)MS-DOS1999
2018-12-11Optimized memory modified check (#538)Roderick Sieben
2018-12-10Misc. CPU improvements (#519)gdkchan
2018-12-01Fix Sshl_V; Add S/Uqrshl_V, S/Uqshl_V, S/Urshl_V; Add Tests. (#516)LDj3SNuD
2018-11-28Better process implementation (#491)gdkchan
2018-11-18Add Sse Opt. for S/Umax_V, S/Umin_V, S/Uaddw_V, S/Usubw_V, Fabs_S/V, Fneg_S/V...LDj3SNuD
2018-11-17Improved GPU command lists decoding (#499)gdkchan
2018-11-09Fix BLR when the source reg is X30 (#493)gdkchan
2018-11-01Add Flush-to-zero mode (input, output) to FP instructions (slow paths); updat...LDj3SNuD
2018-10-30Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)Alex Barney
2018-10-30Fix regression caused by wrong time delta calculation on cache deletion methodsgdkchan
2018-10-28Fix the rotate right method on ABitUtils (#486)gdkchan
2018-10-28Timing: Optimize Timestamp Aquisition (#479)jduncanator
2018-10-28Add SHA1C, SHA1H, SHA1M, SHA1P, SHA1SU0, SHA1SU1 and Isb instructions; add 6 ...LDj3SNuD
2018-10-25Add Sse Opt. for S/Uaddl_V, S/Uhadd_V, S/Uhsub_V, S/Umlal_V, S/Umlsl_V, S/Urh...LDj3SNuD
2018-10-23Fix Fcvtl_V and Fcvtn_V; fix half to float conv. and add float to half conv. ...LDj3SNuD
2018-10-20Print stack trace on invalid memory accesses (#461)gdkchan
2018-10-13Add Fmls_Se, Fmulx_Se/Ve, Smov_S Inst.; Opt. Clz/Clz_V, Cnt_V, Shl_V, S/Ushr_...LDj3SNuD
2018-10-07Tweak cpu cache deletion policy values (#433)gdkchan
2018-10-05Add 9+7 fast/slow FP inst. impls.; add 14 FP Tests. (#437)LDj3SNuD
2018-09-26Optimize BIC, BSL, BIT, BIF, XTN, ZIP, DUP (Gp), FMADD (Scalar) and FCVT (Sca...gdkchan
generated by cgit v1.2.3 (git 2.25.1) at 2025-12-25 06:47:40 +0000