aboutsummaryrefslogtreecommitdiff
path: root/Ryujinx.Graphics.Shader/Decoders/OpCode.cs
diff options
context:
space:
mode:
authorgdk <gab.dark.100@gmail.com>2019-10-13 03:02:07 -0300
committerThog <thog@protonmail.com>2020-01-09 02:13:00 +0100
commit1876b346fea647e8284a66bb6d62c38801035cff (patch)
tree6eeff094298cda84d1613dc5ec0691e51d7b35f1 /Ryujinx.Graphics.Shader/Decoders/OpCode.cs
parentf617fb542a0e3d36012d77a4b5acbde7b08902f2 (diff)
Initial work
Diffstat (limited to 'Ryujinx.Graphics.Shader/Decoders/OpCode.cs')
-rw-r--r--Ryujinx.Graphics.Shader/Decoders/OpCode.cs30
1 files changed, 30 insertions, 0 deletions
diff --git a/Ryujinx.Graphics.Shader/Decoders/OpCode.cs b/Ryujinx.Graphics.Shader/Decoders/OpCode.cs
new file mode 100644
index 00000000..94af49e0
--- /dev/null
+++ b/Ryujinx.Graphics.Shader/Decoders/OpCode.cs
@@ -0,0 +1,30 @@
+using Ryujinx.Graphics.Shader.Instructions;
+
+namespace Ryujinx.Graphics.Shader.Decoders
+{
+ class OpCode
+ {
+ public InstEmitter Emitter { get; }
+
+ public ulong Address { get; }
+ public long RawOpCode { get; }
+
+ public Register Predicate { get; protected set; }
+
+ public bool InvertPredicate { get; protected set; }
+
+ // When inverted, the always true predicate == always false.
+ public bool NeverExecute => Predicate.Index == RegisterConsts.PredicateTrueIndex && InvertPredicate;
+
+ public OpCode(InstEmitter emitter, ulong address, long opCode)
+ {
+ Emitter = emitter;
+ Address = address;
+ RawOpCode = opCode;
+
+ Predicate = new Register(opCode.Extract(16, 3), RegisterType.Predicate);
+
+ InvertPredicate = opCode.Extract(19);
+ }
+ }
+} \ No newline at end of file