aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Instructions
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2021-06-23 18:21:23 -0300
committerGitHub <noreply@github.com>2021-06-23 23:21:23 +0200
commitab9d4b862d6ef5bc67cbb1afe0e1f55f24c028fa (patch)
tree0552530bbad4fabeeede6fd4935e6af482fee3ed /ARMeilleure/Instructions
parent49edf14a3ea3139e3f5307007819b373425a3843 (diff)
Implement VORN (register) Arm32 instruction (#2396)
Diffstat (limited to 'ARMeilleure/Instructions')
-rw-r--r--ARMeilleure/Instructions/InstEmitSimdLogical32.cs18
-rw-r--r--ARMeilleure/Instructions/InstName.cs1
2 files changed, 19 insertions, 0 deletions
diff --git a/ARMeilleure/Instructions/InstEmitSimdLogical32.cs b/ARMeilleure/Instructions/InstEmitSimdLogical32.cs
index 2d6bf481..48bf18bc 100644
--- a/ARMeilleure/Instructions/InstEmitSimdLogical32.cs
+++ b/ARMeilleure/Instructions/InstEmitSimdLogical32.cs
@@ -115,6 +115,24 @@ namespace ARMeilleure.Instructions
}
}
+ public static void Vorn_I(ArmEmitterContext context)
+ {
+ if (Optimizations.UseSse2)
+ {
+ Operand mask = context.VectorOne();
+
+ EmitVectorBinaryOpSimd32(context, (n, m) =>
+ {
+ m = context.AddIntrinsic(Intrinsic.X86Pandn, m, mask);
+ return context.AddIntrinsic(Intrinsic.X86Por, n, m);
+ });
+ }
+ else
+ {
+ EmitVectorBinaryOpZx32(context, (op1, op2) => context.BitwiseOr(op1, context.BitwiseNot(op2)));
+ }
+ }
+
public static void Vorr_I(ArmEmitterContext context)
{
if (Optimizations.UseSse2)
diff --git a/ARMeilleure/Instructions/InstName.cs b/ARMeilleure/Instructions/InstName.cs
index fe7644a9..9b4e8961 100644
--- a/ARMeilleure/Instructions/InstName.cs
+++ b/ARMeilleure/Instructions/InstName.cs
@@ -605,6 +605,7 @@ namespace ARMeilleure.Instructions
Vnmul,
Vnmla,
Vnmls,
+ Vorn,
Vorr,
Vpadd,
Vpmax,