aboutsummaryrefslogtreecommitdiff
path: root/src/core/arm/dynarmic/arm_dynarmic_32.h
AgeCommit message (Collapse)Author
2023-12-22kernel: instantiate memory separately for each guest processLiam
2023-12-04core: refactor emulated cpu core activationLiam
2023-07-21core: remove remaining uses of dynamic_castLiam
2023-06-12core: decouple ARM interface from DynarmicLiam
2023-03-22kernel: use KTypedAddress for addressesLiam
2022-07-25kernel: unlayer CPU interrupt handlingLiam
2022-06-25core/arm: better support for backtrace generationLiam
2022-06-16core/debugger: memory breakpoint supportLiam
2022-06-01core/debugger: Improved stepping mechanism and misc fixesLiam
2022-06-01core/debugger: Implement new GDB stub debuggerLiam
2022-04-24Remove unused PrepareReschedule functionMerry
2022-04-23general: Convert source file copyright comments over to SPDXMorph
This formats all copyright comments according to SPDX formatting guidelines. Additionally, this resolves the remaining GPLv2 only licensed files by relicensing them to GPLv2.0-or-later.
2022-04-20core/arm: separate backtrace collectionLiam
2022-04-10dynarmic: Fix race when switching page tablesmerry
2022-04-03arm_dynarmic: Use HaltReason for svc calls and reschedulesmerry
2022-04-03dynarmic: Better interruptsmerry
2021-11-03core: Remove unused includesameerj
2021-05-29externals: Update dynarmic.Markus Wick
The new version supports fastmem on a64.
2021-05-27core/arm_interface: Call SVC after end of dynarmic block.Markus Wick
So we can modify all of dynarmic states within SVC without ExceptionalExit. Especially as the ExceptionalExit hack is dropped on upstream dynarmic.
2021-05-26core/arm: Drop ChangeProcessorID.Markus Wick
This code was used to switch the CPU ID on thread switches. However since "hle: kernel: multicore: Replace n-JITs impl. with 4 JITs.", the CPU ID is not a constant. This has been dead code since this rewrite, and dropped in dynarmic as well. So there is no need to keep it.
2021-05-04service: Resolve cases of member field shadowingLioncash
Now all that remains is for kernel code to be 'shadow-free' and then -Wshadow can be turned into an error.
2021-03-24arm_dynarmic: Always have a 'valid' jit instanceMerryMage
2021-02-01arm_dynarmic_32: Print out CPSR.T on exceptionMerryMage
2020-11-29core: arm: Implement InvalidateCacheRange for CPU cache invalidation.bunnei
2020-11-29hle: kernel: multicore: Replace n-JITs impl. with 4 JITs.bunnei
2020-10-20Revert "core: Fix clang build"bunnei
2020-10-17core: Fix clang buildLioncash
Recent changes to the build system that made more warnings be flagged as errors caused building via clang to break. Fixes #4795
2020-06-27Core/Common: Address Feedback.Fernando Sahmkow
2020-06-27ARM: Update Dynarmic and Setup A32 according to latest interface.Fernando Sahmkow
2020-06-27SingleCore: Use Cycle Timing instead of Host Timing.Fernando Sahmkow
2020-06-27General: Move ARM_Interface into Threads.Fernando Sahmkow
2020-06-27Core: Refactor ARM Interface.Fernando Sahmkow
2020-06-27General: Recover Prometheus project from harddrive failure Fernando Sahmkow
This commit: Implements CPU Interrupts, Replaces Cycle Timing for Host Timing, Reworks the Kernel's Scheduler, Introduce Idle State and Suspended State, Recreates the bootmanager, Initializes Multicore system.
2020-06-17arm_dynarmic_cp15: Update CP15MerryMage
2020-04-17core: memory: Move to Core::Memory namespace.bunnei
- helpful to disambiguate Kernel::Memory namespace.
2020-03-02core: Implement separate A32/A64 ARM interfaces.bunnei