aboutsummaryrefslogtreecommitdiff
path: root/src/core/core_timing_util.h
diff options
context:
space:
mode:
authorFernando Sahmkow <fsahmkow27@gmail.com>2019-02-15 20:04:11 -0400
committerFernandoS27 <fsahmkow27@gmail.com>2019-02-15 22:57:16 -0400
commitecccfe033777d6ae7d29bcf0cfc30412f7d3be24 (patch)
treef6504e5f766a6f8675764124f7d231843de40583 /src/core/core_timing_util.h
parent3ea48e8ebe25686f2342cd79b32409fcd1bccb28 (diff)
Use u128 on Clock Cycles calculation.
Diffstat (limited to 'src/core/core_timing_util.h')
-rw-r--r--src/core/core_timing_util.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/core/core_timing_util.h b/src/core/core_timing_util.h
index 545d3a260..679aa3123 100644
--- a/src/core/core_timing_util.h
+++ b/src/core/core_timing_util.h
@@ -11,7 +11,7 @@ namespace Core::Timing {
// The below clock rate is based on Switch's clockspeed being widely known as 1.020GHz
// The exact value used is of course unverified.
constexpr u64 BASE_CLOCK_RATE = 1019215872; // Switch clock speed is 1020MHz un/docked
-constexpr u64 CNTFREQ = 19200000; // Value from fusee.
+constexpr u64 CNTFREQ = 19200000; // Value from fusee.
inline s64 msToCycles(int ms) {
// since ms is int there is no way to overflow