aboutsummaryrefslogtreecommitdiff
path: root/src/core/arm/interpreter/arm_interpreter.cpp
diff options
context:
space:
mode:
authorbunnei <ericbunnie@gmail.com>2014-06-01 21:40:10 -0400
committerbunnei <ericbunnie@gmail.com>2014-06-01 21:40:10 -0400
commite8a17ee6fdf7ab653be32f52afb10f0dafdf61c1 (patch)
treec8396f428819e31dbf2ae568538140e44d2bc27c /src/core/arm/interpreter/arm_interpreter.cpp
parent15c7d8170669cadce685471fea48c215687d6622 (diff)
arm: added option to prepare CPU core (while mid-instruction) for thread reschedule
Diffstat (limited to 'src/core/arm/interpreter/arm_interpreter.cpp')
-rw-r--r--src/core/arm/interpreter/arm_interpreter.cpp5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/core/arm/interpreter/arm_interpreter.cpp b/src/core/arm/interpreter/arm_interpreter.cpp
index 17f787b86..2aa100e86 100644
--- a/src/core/arm/interpreter/arm_interpreter.cpp
+++ b/src/core/arm/interpreter/arm_interpreter.cpp
@@ -140,3 +140,8 @@ void ARM_Interpreter::LoadContext(const ThreadContext& ctx) {
state->Reg[15] = ctx.pc;
state->NextInstr = RESUME;
}
+
+/// Prepare core for thread reschedule (if needed to correctly handle state)
+void ARM_Interpreter::PrepareReschedule() {
+ state->NumInstrsToExecute = 0;
+}