aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Decoder/AOpCodeSimdMemSs.cs
blob: be4a8cd98b6a3d88e1644ffb03188e128901e49b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
using ChocolArm64.Instruction;
using ChocolArm64.State;

namespace ChocolArm64.Decoder
{
    class AOpCodeSimdMemSs : AOpCodeMemReg, IAOpCodeSimd
    {
        public int  SElems    { get; private set; }
        public int  Index     { get; private set; }
        public bool Replicate { get; private set; }
        public bool WBack     { get; private set; }

        public AOpCodeSimdMemSs(AInst Inst, long Position, int OpCode) : base(Inst, Position, OpCode)
        {
            int Size   = (OpCode >> 10) & 3;
            int S      = (OpCode >> 12) & 1;
            int SElems = (OpCode >> 12) & 2;
            int Scale  = (OpCode >> 14) & 3;
            int L      = (OpCode >> 22) & 1;
            int Q      = (OpCode >> 30) & 1;
            
            SElems |= (OpCode >> 21) & 1;

            SElems++;

            int Index = (Q << 3) | (S << 2) | Size;

            switch (Scale)
            {
                case 1:
                {
                    if ((Size & 1) != 0)
                    {
                        Inst = AInst.Undefined;

                        return;
                    }

                    Index >>= 1;

                    break;
                }

                case 2:
                {
                    if ((Size & 2) != 0 ||
                       ((Size & 1) != 0 && S != 0))
                    {
                        Inst = AInst.Undefined;

                        return;
                    }

                    if ((Size & 1) != 0)
                    {
                        Index >>= 3;

                        Scale = 3;
                    }
                    else
                    {
                        Index >>= 2;
                    }

                    break;
                }

                case 3:
                {
                    if (L == 0 || S != 0)
                    {
                        Inst = AInst.Undefined;

                        return;
                    }

                    Scale = Size;

                    Replicate = true;

                    break;
                }
            }

            this.SElems = SElems;
            this.Size   = Scale;

            Extend64 = false;

            WBack = ((OpCode >> 23) & 0x1) != 0;

            RegisterSize = Q != 0
                ? ARegisterSize.SIMD128
                : ARegisterSize.SIMD64;
        }
    }
}