aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Instruction/ASoftFallback.cs
AgeCommit message (Collapse)Author
2018-04-25Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, ↵LDj3SNuD
Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104) * Update AOpCodeTable.cs * Update AInstEmitSimdLogical.cs * Update AInstEmitSimdArithmetic.cs * Update ASoftFallback.cs * Update AInstEmitAlu.cs * Update Pseudocode.cs * Update Instructions.cs * Update CpuTestSimdReg.cs * Update CpuTestSimd.cs
2018-04-19Fix Fmin/max and add vector version, add and modifying fmin/max tests (#89)MS-DOS1999
2018-04-10[CPU] Fix CNT instructiongdkchan
2018-03-23Add Cls Instruction. (#67)LDj3SNuD
* Update AInstEmitAlu.cs * Update ASoftFallback.cs * Update AOpCodeTable.cs
2018-03-15Fix crc32 instruction with size greater than a bytegdkchan
2018-03-14Remove unused function from CPUgdkchan
2018-03-14Add CRC32 instruction and SLI (vector)gdkchan
2018-03-02Fix REV64 (vector) instructiongdkchan
2018-02-24Fix cpu issue with cmp optimization, add HINT and FRINTX (scalar) ↵gdkchan
instructions, fix for NvFlinger sometimes missing free buffers
2018-02-20Split main project into core,graphics and chocolarm4 subproject (#29)emmauss