aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Instruction/AInstEmitSimdHelper.cs
AgeCommit message (Collapse)Author
2018-04-08Add FMUL (scalar, by element) instruction; add FRECPE, FRECPS (scalar & ↵LDj3SNuD
vector) instructions. Add 5 simple tests. (#74) * Update AOpCodeTable.cs * Update AInstEmitSimdArithmetic.cs * Update AInstEmitSimdHelper.cs * Update CpuTestSimdArithmetic.cs * Update AOpCodeTable.cs * Update AInstEmitSimdArithmetic.cs
2018-04-06[CPU] Fail early when the index/size of the vector is invalidgdkchan
2018-04-05Implement Frsqrte_S (#72)Merry
* Implement Frsqrte_S * Implement Frsqrte_V * Add Frsqrte_S test
2018-03-30Fix EXT/Widening instruction carrying garbage values on some cases, fix ABD ↵gdkchan
(it shouldn't accumulate, this is another variation of the instruction)
2018-03-15Add MLA (vector by element), fixes some cases of MUL (vector by element)?gdkchan
2018-03-10Fix EmitScalarUnaryOpF and add SSRA (vector)gdkchan
2018-03-09Add FRINTM (vector) instructiongdkchan
2018-03-06Add SMLAL (vector), fix EXT instructiongdkchan
2018-03-05Add MUL (vector by element), fix FCVTN, make svcs use MakeError toogdkchan
2018-02-24Add FABD (scalar), ADCS, SBCS instructions, update config with better ↵gdkchan
default control mappings, update readme with the new mappings
2018-02-20Split main project into core,graphics and chocolarm4 subproject (#29)emmauss