aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure
AgeCommit message (Expand)Author
2023-01-19NativeSignalHandler: Fix write flag (#4306)merry
2023-01-18Optimize string memory usage. Use Spans and StringBuilders where possible (#3...Andrey Sukharev
2023-01-17Implement support for page sizes > 4KB (#4252)gdkchan
2023-01-12Ptc: Check process architecture (#4272)merry
2023-01-12Arm64: Cpu feature detection (#4264)merry
2023-01-10Implement JIT Arm64 backend (#4114)gdkchan
2023-01-05Make PPTC state non-static (#4157)gdkchan
2022-12-27Use new ArgumentNullException and ObjectDisposedException throw-helper API (#...Berkan Diler
2022-12-24Some minor cleanups and optimizations (#4174)Berkan Diler
2022-12-21Fix CPU FCVTN instruction implementation (slow path) (#4159)gdkchan
2022-12-21ARMeilleure: Hash _data pointer instead of value for Operand (#4156)riperiperi
2022-12-19Eliminate zero-extension moves in more cases on 32-bit games (#4140)gdkchan
2022-12-18Revert "ARMeilleure: Add initial support for AVX512(EVEX encoding) (#3663)" (...gdkchan
2022-12-18ARMeilleure: Add initial support for AVX512(EVEX encoding) (#3663)Wunk
2022-12-15Replace `DllImport` usage with `LibraryImport` (#4084)Isaac Marovitz
2022-12-10Fix Lambda Explicit Type Specification Warning (#4090)Isaac Marovitz
2022-12-05Make structs readonly when applicable (#4002)Andrey Sukharev
2022-11-18Use ReadOnlySpan<byte> compiler optimization in more places (#3853)Berkan Diler
2022-11-16Update units of memory from decimal to binary prefixes (#3716)Wunk
2022-11-09infra: Migrate to .NET 7 (#3795)Mary-nyan
2022-10-19Do not clear the rejit queue when overlaps count is equal to 0. (#3721)LDj3SNuD
2022-10-19A32: Implement VCVTT, VCVTB (#3710)merry
2022-10-19A64: Add fast path for Fcvtas_Gp/S/V, Fcvtau_Gp/S/V and Frinta_S/V in… (#3712)LDj3SNuD
2022-10-02ARMeilleure: Add `gfni` acceleration (#3669)Wunk
2022-09-20Fpsr and Fpcr freed. (#3701)LDj3SNuD
2022-09-19Implemented in IR the managed methods of the ShlReg region of the SoftFallbac...LDj3SNuD
2022-09-14A32/T32/A64: Implement Hint instructions (CSDB, SEV, SEVL, WFE, WFI, YIELD) (...merry
2022-09-13Implement PLD and SUB (imm16) on T32, plus UADD8, SADD8, USUB8 and SSUB8 on b...gdkchan
2022-09-13T32: Implement Asimd instructions (#3692)merry
2022-09-13Fix increment on Arm32 NEON VLDn/VSTn instructions with regs > 1 (#3695)gdkchan
2022-09-11Implement VRINT (vector) Arm32 NEON instructions (#3691)gdkchan
2022-09-10T32: Add Vfp instructions (#3690)merry
2022-09-10Implement Thumb (32-bit) memory (ordered), multiply, extension and bitfield i...gdkchan
2022-09-09Add ADD (zx imm12), NOP, MOV (rs), LDA, TBB, TBH, MOV (zx imm16) and CLZ thum...gdkchan
2022-09-09Implement VRSRA, VRSHRN, VQSHRUN, VQMOVN, VQMOVUN, VQADD, VQSUB, VRHADD, VPAD...gdkchan
2022-09-08Clean up rejit queue (#2751)FICTURE7
2022-09-08Implemented in IR the managed methods of the Saturating region ... (#3665)LDj3SNuD
2022-08-26Optimize kernel memory block lookup and consolidate RBTree implementations (#...gdkchan
2022-08-25ARMeilleure: Hardware accelerate SHA256 (#3585)merry
2022-08-25Implement some 32-bit Thumb instructions (#3614)gdkchan
2022-08-19A few minor documentation fixes. (#3599)Nicholas Rodine
2022-08-18Removed unused usings. (#3593)Nicholas Rodine
2022-08-14PreAllocator: Check if instruction supports a Vex prefix in IsVexSameOperandD...merry
2022-08-05Implement Arm32 Sha256 and MRS Rd, CPSR instructions (#3544)gdkchan
2022-07-29Move partial unmap handler to the native signal handler (#3437)riperiperi
2022-07-06Implement CPU FCVT Half <-> Double conversion variants (#3439)gdkchan
2022-06-05Extend uses count from ushort to uint on Operand Data structure (#3374)gdkchan
2022-05-31Refactor CPU interface to allow the implementation of other CPU emulators (#3...gdkchan
2022-05-02Support memory aliasing (#2954)gdkchan
2022-04-21T32: Implement load/store single (immediate) (#3186)merry