aboutsummaryrefslogtreecommitdiff
path: root/src/Ryujinx.Tests/Cpu/CpuTestSimdFmov.cs
diff options
context:
space:
mode:
Diffstat (limited to 'src/Ryujinx.Tests/Cpu/CpuTestSimdFmov.cs')
-rw-r--r--src/Ryujinx.Tests/Cpu/CpuTestSimdFmov.cs60
1 files changed, 60 insertions, 0 deletions
diff --git a/src/Ryujinx.Tests/Cpu/CpuTestSimdFmov.cs b/src/Ryujinx.Tests/Cpu/CpuTestSimdFmov.cs
new file mode 100644
index 00000000..aa6e0c94
--- /dev/null
+++ b/src/Ryujinx.Tests/Cpu/CpuTestSimdFmov.cs
@@ -0,0 +1,60 @@
+#define SimdFmov
+
+using ARMeilleure.State;
+using NUnit.Framework;
+
+namespace Ryujinx.Tests.Cpu
+{
+ [Category("SimdFmov")]
+ public sealed class CpuTestSimdFmov : CpuTest
+ {
+#if SimdFmov
+
+#region "ValueSource"
+ private static uint[] _F_Mov_Si_S_()
+ {
+ return new[]
+ {
+ 0x1E201000u // FMOV S0, #2.0
+ };
+ }
+
+ private static uint[] _F_Mov_Si_D_()
+ {
+ return new[]
+ {
+ 0x1E601000u // FMOV D0, #2.0
+ };
+ }
+#endregion
+
+ [Test, Pairwise] [Explicit]
+ public void F_Mov_Si_S([ValueSource(nameof(_F_Mov_Si_S_))] uint opcodes,
+ [Range(0u, 255u, 1u)] uint imm8)
+ {
+ opcodes |= ((imm8 & 0xFFu) << 13);
+
+ ulong z = TestContext.CurrentContext.Random.NextULong();
+ V128 v0 = MakeVectorE0E1(z, z);
+
+ SingleOpcode(opcodes, v0: v0);
+
+ CompareAgainstUnicorn();
+ }
+
+ [Test, Pairwise] [Explicit]
+ public void F_Mov_Si_D([ValueSource(nameof(_F_Mov_Si_D_))] uint opcodes,
+ [Range(0u, 255u, 1u)] uint imm8)
+ {
+ opcodes |= ((imm8 & 0xFFu) << 13);
+
+ ulong z = TestContext.CurrentContext.Random.NextULong();
+ V128 v0 = MakeVectorE1(z);
+
+ SingleOpcode(opcodes, v0: v0);
+
+ CompareAgainstUnicorn();
+ }
+#endif
+ }
+}