aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Instruction/AInstEmitSimdLogical.cs
diff options
context:
space:
mode:
Diffstat (limited to 'ChocolArm64/Instruction/AInstEmitSimdLogical.cs')
-rw-r--r--ChocolArm64/Instruction/AInstEmitSimdLogical.cs69
1 files changed, 69 insertions, 0 deletions
diff --git a/ChocolArm64/Instruction/AInstEmitSimdLogical.cs b/ChocolArm64/Instruction/AInstEmitSimdLogical.cs
new file mode 100644
index 00000000..ea4b17b3
--- /dev/null
+++ b/ChocolArm64/Instruction/AInstEmitSimdLogical.cs
@@ -0,0 +1,69 @@
+using ChocolArm64.Translation;
+using System.Reflection.Emit;
+
+using static ChocolArm64.Instruction.AInstEmitSimdHelper;
+
+namespace ChocolArm64.Instruction
+{
+ static partial class AInstEmit
+ {
+ public static void And_V(AILEmitterCtx Context)
+ {
+ EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.And));
+ }
+
+ public static void Bic_V(AILEmitterCtx Context)
+ {
+ EmitVectorBinaryOpZx(Context, () =>
+ {
+ Context.Emit(OpCodes.Not);
+ Context.Emit(OpCodes.And);
+ });
+ }
+
+ public static void Bic_Vi(AILEmitterCtx Context)
+ {
+ EmitVectorImmBinaryOp(Context, () =>
+ {
+ Context.Emit(OpCodes.Not);
+ Context.Emit(OpCodes.And);
+ });
+ }
+
+ public static void Bsl_V(AILEmitterCtx Context)
+ {
+ EmitVectorTernaryOpZx(Context, () =>
+ {
+ Context.EmitSttmp();
+ Context.EmitLdtmp();
+
+ Context.Emit(OpCodes.Xor);
+ Context.Emit(OpCodes.And);
+
+ Context.EmitLdtmp();
+
+ Context.Emit(OpCodes.Xor);
+ });
+ }
+
+ public static void Eor_V(AILEmitterCtx Context)
+ {
+ EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Xor));
+ }
+
+ public static void Not_V(AILEmitterCtx Context)
+ {
+ EmitVectorUnaryOpZx(Context, () => Context.Emit(OpCodes.Not));
+ }
+
+ public static void Orr_V(AILEmitterCtx Context)
+ {
+ EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Or));
+ }
+
+ public static void Orr_Vi(AILEmitterCtx Context)
+ {
+ EmitVectorImmBinaryOp(Context, () => Context.Emit(OpCodes.Or));
+ }
+ }
+} \ No newline at end of file