aboutsummaryrefslogtreecommitdiff
path: root/Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs
diff options
context:
space:
mode:
authorgdk <gab.dark.100@gmail.com>2019-10-13 03:02:07 -0300
committerThog <thog@protonmail.com>2020-01-09 02:13:00 +0100
commit1876b346fea647e8284a66bb6d62c38801035cff (patch)
tree6eeff094298cda84d1613dc5ec0691e51d7b35f1 /Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs
parentf617fb542a0e3d36012d77a4b5acbde7b08902f2 (diff)
Initial work
Diffstat (limited to 'Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs')
-rw-r--r--Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs26
1 files changed, 26 insertions, 0 deletions
diff --git a/Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs b/Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs
new file mode 100644
index 00000000..b4ee10fb
--- /dev/null
+++ b/Ryujinx.Graphics.Shader/Decoders/OpCodeSet.cs
@@ -0,0 +1,26 @@
+using Ryujinx.Graphics.Shader.Instructions;
+
+namespace Ryujinx.Graphics.Shader.Decoders
+{
+ class OpCodeSet : OpCodeAlu
+ {
+ public Register Predicate0 { get; }
+ public Register Predicate3 { get; }
+
+ public bool NegateP { get; }
+
+ public LogicalOperation LogicalOp { get; }
+
+ public bool FlushToZero { get; }
+
+ public OpCodeSet(InstEmitter emitter, ulong address, long opCode) : base(emitter, address, opCode)
+ {
+ Predicate0 = new Register(opCode.Extract(0, 3), RegisterType.Predicate);
+ Predicate3 = new Register(opCode.Extract(3, 3), RegisterType.Predicate);
+
+ LogicalOp = (LogicalOperation)opCode.Extract(45, 2);
+
+ FlushToZero = opCode.Extract(47);
+ }
+ }
+} \ No newline at end of file