aboutsummaryrefslogtreecommitdiff
path: root/Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2020-08-02 22:36:57 -0300
committerGitHub <noreply@github.com>2020-08-03 03:36:57 +0200
commit60db4c353099e8656a330ede03fdbe57a421fa47 (patch)
tree0b04b6fff7c892b7ae9f1d417293d4f81b27a60a /Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs
parentc11855565e0ce2bac228610cbaa92c8c7f082c70 (diff)
Implement a Macro JIT (#1445)
* Implement a Macro JIT * Nit: space
Diffstat (limited to 'Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs')
-rw-r--r--Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs18
1 files changed, 18 insertions, 0 deletions
diff --git a/Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs b/Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs
new file mode 100644
index 00000000..f3e05d38
--- /dev/null
+++ b/Ryujinx.Graphics.Gpu/Engine/MME/AluRegOperation.cs
@@ -0,0 +1,18 @@
+namespace Ryujinx.Graphics.Gpu.Engine.MME
+{
+ /// <summary>
+ /// GPU Macro Arithmetic and Logic unit binary register-to-register operation.
+ /// </summary>
+ enum AluRegOperation
+ {
+ Add = 0,
+ AddWithCarry = 1,
+ Subtract = 2,
+ SubtractWithBorrow = 3,
+ BitwiseExclusiveOr = 8,
+ BitwiseOr = 9,
+ BitwiseAnd = 10,
+ BitwiseAndNot = 11,
+ BitwiseNotAnd = 12
+ }
+}