aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Translation/ILOpCodeStoreState.cs
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2019-02-27 23:03:31 -0300
committerjduncanator <1518948+jduncanator@users.noreply.github.com>2019-02-28 13:03:31 +1100
commite21ebbf666f10d39d44a0856e5a44143d3d69d0d (patch)
tree40d25d600ed121eeb397ff24ac7d7d7112b0a079 /ChocolArm64/Translation/ILOpCodeStoreState.cs
parent884b4e5fd3c2a54ebb796b7f995c0eda9c4d0038 (diff)
Misc. CPU optimizations (#575)
* Add optimizations related to caller/callee saved registers, thread synchronization and disable tier 0 * Refactoring * Add a config entry to enable or disable the reg load/store opt. * Remove unnecessary register state stores for calls when the callee is know * Rename IoType to VarType * Enable tier 0 while fixing some perf issues related to tier 0 * Small tweak -- Compile before adding to the cache, to avoid lags * Add required config entry
Diffstat (limited to 'ChocolArm64/Translation/ILOpCodeStoreState.cs')
-rw-r--r--ChocolArm64/Translation/ILOpCodeStoreState.cs26
1 files changed, 22 insertions, 4 deletions
diff --git a/ChocolArm64/Translation/ILOpCodeStoreState.cs b/ChocolArm64/Translation/ILOpCodeStoreState.cs
index 458e9eda..a587dbfe 100644
--- a/ChocolArm64/Translation/ILOpCodeStoreState.cs
+++ b/ChocolArm64/Translation/ILOpCodeStoreState.cs
@@ -7,15 +7,33 @@ namespace ChocolArm64.Translation
{
private ILBlock _block;
- public ILOpCodeStoreState(ILBlock block)
+ private TranslatedSub _callSub;
+
+ public ILOpCodeStoreState(ILBlock block, TranslatedSub callSub = null)
{
- _block = block;
+ _block = block;
+ _callSub = callSub;
}
public void Emit(ILMethodBuilder context)
{
- long intOutputs = context.LocalAlloc.GetIntOutputs(_block);
- long vecOutputs = context.LocalAlloc.GetVecOutputs(_block);
+ long intOutputs = context.RegUsage.GetIntOutputs(_block);
+ long vecOutputs = context.RegUsage.GetVecOutputs(_block);
+
+ if (Optimizations.AssumeStrictAbiCompliance && context.IsSubComplete)
+ {
+ intOutputs = RegisterUsage.ClearCallerSavedIntRegs(intOutputs, context.IsAarch64);
+ vecOutputs = RegisterUsage.ClearCallerSavedVecRegs(vecOutputs, context.IsAarch64);
+ }
+
+ if (_callSub != null)
+ {
+ //Those register are assigned on the callee function, without
+ //reading it's value first. We don't need to write them because
+ //they are not going to be read on the callee.
+ intOutputs &= ~_callSub.IntNiRegsMask;
+ vecOutputs &= ~_callSub.VecNiRegsMask;
+ }
StoreLocals(context, intOutputs, RegisterType.Int);
StoreLocals(context, vecOutputs, RegisterType.Vector);