aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Instructions/InstEmitMul.cs
diff options
context:
space:
mode:
authorAlex Barney <thealexbarney@gmail.com>2018-10-30 19:43:02 -0600
committergdkchan <gab.dark.100@gmail.com>2018-10-30 22:43:02 -0300
commit9cb57fb4bb3bbae0ae052a5af4a96a49fc5d864d (patch)
tree0c97425aeb311c142bc92a6fcc503cb2c07d4376 /ChocolArm64/Instructions/InstEmitMul.cs
parent5a87e58183578f5b84ca8d01cbb76aed11820f78 (diff)
Adjust naming conventions for Ryujinx and ChocolArm64 projects (#484)
* Change naming convention for Ryujinx project * Change naming convention for ChocolArm64 project * Fix NaN * Remove unneeded this. from Ryujinx project * Adjust naming from new PRs * Name changes based on feedback * How did this get removed? * Rebasing fix * Change FP enum case * Remove prefix from ChocolArm64 classes - Part 1 * Remove prefix from ChocolArm64 classes - Part 2 * Fix alignment from last commit's renaming * Rename namespaces * Rename stragglers * Fix alignment * Rename OpCode class * Missed a few * Adjust alignment
Diffstat (limited to 'ChocolArm64/Instructions/InstEmitMul.cs')
-rw-r--r--ChocolArm64/Instructions/InstEmitMul.cs80
1 files changed, 80 insertions, 0 deletions
diff --git a/ChocolArm64/Instructions/InstEmitMul.cs b/ChocolArm64/Instructions/InstEmitMul.cs
new file mode 100644
index 00000000..b7418e69
--- /dev/null
+++ b/ChocolArm64/Instructions/InstEmitMul.cs
@@ -0,0 +1,80 @@
+using ChocolArm64.Decoders;
+using ChocolArm64.Translation;
+using System.Reflection.Emit;
+
+namespace ChocolArm64.Instructions
+{
+ static partial class InstEmit
+ {
+ public static void Madd(ILEmitterCtx context) => EmitMul(context, OpCodes.Add);
+ public static void Msub(ILEmitterCtx context) => EmitMul(context, OpCodes.Sub);
+
+ private static void EmitMul(ILEmitterCtx context, OpCode ilOp)
+ {
+ OpCodeMul64 op = (OpCodeMul64)context.CurrOp;
+
+ context.EmitLdintzr(op.Ra);
+ context.EmitLdintzr(op.Rn);
+ context.EmitLdintzr(op.Rm);
+
+ context.Emit(OpCodes.Mul);
+ context.Emit(ilOp);
+
+ context.EmitStintzr(op.Rd);
+ }
+
+ public static void Smaddl(ILEmitterCtx context) => EmitMull(context, OpCodes.Add, true);
+ public static void Smsubl(ILEmitterCtx context) => EmitMull(context, OpCodes.Sub, true);
+ public static void Umaddl(ILEmitterCtx context) => EmitMull(context, OpCodes.Add, false);
+ public static void Umsubl(ILEmitterCtx context) => EmitMull(context, OpCodes.Sub, false);
+
+ private static void EmitMull(ILEmitterCtx context, OpCode addSubOp, bool signed)
+ {
+ OpCodeMul64 op = (OpCodeMul64)context.CurrOp;
+
+ OpCode castOp = signed
+ ? OpCodes.Conv_I8
+ : OpCodes.Conv_U8;
+
+ context.EmitLdintzr(op.Ra);
+ context.EmitLdintzr(op.Rn);
+
+ context.Emit(OpCodes.Conv_I4);
+ context.Emit(castOp);
+
+ context.EmitLdintzr(op.Rm);
+
+ context.Emit(OpCodes.Conv_I4);
+ context.Emit(castOp);
+ context.Emit(OpCodes.Mul);
+
+ context.Emit(addSubOp);
+
+ context.EmitStintzr(op.Rd);
+ }
+
+ public static void Smulh(ILEmitterCtx context)
+ {
+ OpCodeMul64 op = (OpCodeMul64)context.CurrOp;
+
+ context.EmitLdintzr(op.Rn);
+ context.EmitLdintzr(op.Rm);
+
+ SoftFallback.EmitCall(context, nameof(SoftFallback.SMulHi128));
+
+ context.EmitStintzr(op.Rd);
+ }
+
+ public static void Umulh(ILEmitterCtx context)
+ {
+ OpCodeMul64 op = (OpCodeMul64)context.CurrOp;
+
+ context.EmitLdintzr(op.Rn);
+ context.EmitLdintzr(op.Rm);
+
+ SoftFallback.EmitCall(context, nameof(SoftFallback.UMulHi128));
+
+ context.EmitStintzr(op.Rd);
+ }
+ }
+} \ No newline at end of file