aboutsummaryrefslogtreecommitdiff
path: root/ChocolArm64/Instruction
diff options
context:
space:
mode:
authorgdkchan <gab.dark.100@gmail.com>2018-06-28 20:51:38 -0300
committerGitHub <noreply@github.com>2018-06-28 20:51:38 -0300
commitbc26aa558a500a07ded8e3f32f5b26fe19794ad2 (patch)
tree38feeb0e589f1a7b73c30cb77be8d31ffd85fd63 /ChocolArm64/Instruction
parent3e81421b2f8789fd2e57124dd6805e031e1a2a9f (diff)
Add support for the FMLA (by element/scalar) instruction (#187)
* Add support for the FMLA (by element/scalar) instruction * Fix encoding
Diffstat (limited to 'ChocolArm64/Instruction')
-rw-r--r--ChocolArm64/Instruction/AInstEmitSimdArithmetic.cs9
-rw-r--r--ChocolArm64/Instruction/AInstEmitSimdHelper.cs7
2 files changed, 16 insertions, 0 deletions
diff --git a/ChocolArm64/Instruction/AInstEmitSimdArithmetic.cs b/ChocolArm64/Instruction/AInstEmitSimdArithmetic.cs
index 14dbf1d6..efd3cc6e 100644
--- a/ChocolArm64/Instruction/AInstEmitSimdArithmetic.cs
+++ b/ChocolArm64/Instruction/AInstEmitSimdArithmetic.cs
@@ -516,6 +516,15 @@ namespace ChocolArm64.Instruction
Fmin_S(Context);
}
+ public static void Fmla_Se(AILEmitterCtx Context)
+ {
+ EmitScalarTernaryOpByElemF(Context, () =>
+ {
+ Context.Emit(OpCodes.Mul);
+ Context.Emit(OpCodes.Add);
+ });
+ }
+
public static void Fmla_V(AILEmitterCtx Context)
{
EmitVectorTernaryOpF(Context, () =>
diff --git a/ChocolArm64/Instruction/AInstEmitSimdHelper.cs b/ChocolArm64/Instruction/AInstEmitSimdHelper.cs
index 80c6aeb7..bca45649 100644
--- a/ChocolArm64/Instruction/AInstEmitSimdHelper.cs
+++ b/ChocolArm64/Instruction/AInstEmitSimdHelper.cs
@@ -260,6 +260,13 @@ namespace ChocolArm64.Instruction
EmitScalarOpByElemF(Context, Emit, Op.Index, Ternary: false);
}
+ public static void EmitScalarTernaryOpByElemF(AILEmitterCtx Context, Action Emit)
+ {
+ AOpCodeSimdRegElemF Op = (AOpCodeSimdRegElemF)Context.CurrOp;
+
+ EmitScalarOpByElemF(Context, Emit, Op.Index, Ternary: true);
+ }
+
public static void EmitScalarOpByElemF(AILEmitterCtx Context, Action Emit, int Elem, bool Ternary)
{
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;