aboutsummaryrefslogtreecommitdiff
path: root/ARMeilleure/Decoders/OpCode32SimdRegS.cs
diff options
context:
space:
mode:
authorTSR Berry <20988865+TSRBerry@users.noreply.github.com>2023-04-08 01:22:00 +0200
committerMary <thog@protonmail.com>2023-04-27 23:51:14 +0200
commitcee712105850ac3385cd0091a923438167433f9f (patch)
tree4a5274b21d8b7f938c0d0ce18736d3f2993b11b1 /ARMeilleure/Decoders/OpCode32SimdRegS.cs
parentcd124bda587ef09668a971fa1cac1c3f0cfc9f21 (diff)
Move solution and projects to src
Diffstat (limited to 'ARMeilleure/Decoders/OpCode32SimdRegS.cs')
-rw-r--r--ARMeilleure/Decoders/OpCode32SimdRegS.cs23
1 files changed, 0 insertions, 23 deletions
diff --git a/ARMeilleure/Decoders/OpCode32SimdRegS.cs b/ARMeilleure/Decoders/OpCode32SimdRegS.cs
deleted file mode 100644
index 8168e83f..00000000
--- a/ARMeilleure/Decoders/OpCode32SimdRegS.cs
+++ /dev/null
@@ -1,23 +0,0 @@
-namespace ARMeilleure.Decoders
-{
- class OpCode32SimdRegS : OpCode32SimdS
- {
- public int Vn { get; }
-
- public new static OpCode Create(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdRegS(inst, address, opCode, false);
- public new static OpCode CreateT32(InstDescriptor inst, ulong address, int opCode) => new OpCode32SimdRegS(inst, address, opCode, true);
-
- public OpCode32SimdRegS(InstDescriptor inst, ulong address, int opCode, bool isThumb) : base(inst, address, opCode, isThumb)
- {
- bool single = Size != 3;
- if (single)
- {
- Vn = ((opCode >> 7) & 0x1) | ((opCode >> 15) & 0x1e);
- }
- else
- {
- Vn = ((opCode >> 3) & 0x10) | ((opCode >> 16) & 0xf);
- }
- }
- }
-}