aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMerry <MerryMage@users.noreply.github.com>2018-02-14 22:01:21 +0000
committergdkchan <gab.dark.100@gmail.com>2018-02-14 19:01:21 -0300
commit7791e1fe369d9dbcb43ec5c6d406df664219057c (patch)
treed43a3388ba06e2021b12c6a12d0acc48c442f961
parent74fbe1494dfbee63300e04db8e911c34407d2717 (diff)
AInstEmitAluHelper: Simplify EmitSubsCCheck (#15)
-rw-r--r--Ryujinx/Cpu/Instruction/AInstEmitAluHelper.cs10
1 files changed, 3 insertions, 7 deletions
diff --git a/Ryujinx/Cpu/Instruction/AInstEmitAluHelper.cs b/Ryujinx/Cpu/Instruction/AInstEmitAluHelper.cs
index 03355eba..367c3b75 100644
--- a/Ryujinx/Cpu/Instruction/AInstEmitAluHelper.cs
+++ b/Ryujinx/Cpu/Instruction/AInstEmitAluHelper.cs
@@ -52,15 +52,11 @@ namespace ChocolArm64.Instruction
public static void EmitSubsCCheck(AILEmitterCtx Context)
{
- //C = Rn == Rm || Rn > Rm
+ //C = Rn == Rm || Rn > Rm = !(Rn < Rm)
EmitDataLoadOpers(Context);
- Context.Emit(OpCodes.Ceq);
-
- EmitDataLoadOpers(Context);
-
- Context.Emit(OpCodes.Cgt_Un);
- Context.Emit(OpCodes.Or);
+ Context.Emit(OpCodes.Clt_Un);
+ Context.Emit(OpCodes.Not);
Context.EmitStflg((int)APState.CBit);
}