| Age | Commit message (Collapse) | Author |
|---|
|
Shaders: Implemented the FMNMX shader instruction.
|
|
ShadersDecompiler: Added decoding for the PSETP instruction.
|
|
GLRenderer: Remove unused vertex buffer and increase the size of the stream buffer to 128 MB.
|
|
|
|
It removes a mapping previously created with the MapBufferEx ioctl.
|
|
|
|
|
|
buffer to 128 MB.
The stream buffer is where all the vertex data is copied, some games require this to be much bigger than the 4 MB we used to have.
|
|
|
|
This makes the formatting expectations more obvious (e.g. any zero padding specified
is padding that's entirely dedicated to the value being printed, not any pretty-printing
that also gets tacked on).
|
|
Shader instructions MOV_C, MOV_R, and several minor GPU things
|
|
|
|
|
|
|
|
|
|
instructions.
|
|
|
|
gl_shader_decompiler: Implement MOV32I, partially implement I2I, I2F
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gl_shader_decompiler: Add GLSLRegisterManager class to track register state.
|
|
|
|
|
|
|
|
|
|
|
|
Shaders: Implemented the FSET instruction.
|
|
The hardware allows for some rather complicated operations to be performed on the data during the copy, this is not implemented.
Only same-format same-size raw copies are implemented for now.
|
|
|
|
This instruction is similar to the FSETP instruction, but it doesn't set a predicate, it sets the destination register to 1.0 if the condition holds, and 0 otherwise.
|
|
outside of the file.
|
|
formats.
|
|
|
|
|
|
The rest are just macro shim registers.
|
|
processor.
It doesn't belong in the PFIFO handler.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
